{
  "timestamp_utc": "2026-04-19T06:38:06.434830+00:00",
  "repo_root": "/Users/ningyedong/Coding/Verilog-Learn",
  "workspace": "/private/tmp/chipverify_github_cpu_example",
  "projects_file": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/projects.json",
  "tool": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/one_click_verify.py",
  "results": [
    {
      "name": "ultraembedded_riscv_core",
      "repo": "https://github.com/ultraembedded/riscv.git",
      "stars": 1703,
      "status": "pass",
      "clone_status": "updated",
      "rtl_dir": "/private/tmp/chipverify_github_cpu_example/clones/ultraembedded_riscv_core/core/riscv",
      "top": "riscv_core",
      "return_code": 0,
      "artifacts": {
        "tb": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/ultraembedded_riscv_core/tb_riscv_core_auto.v",
        "vcd": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/ultraembedded_riscv_core/riscv_core_auto.vcd",
        "sim_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/ultraembedded_riscv_core/sim_output.log",
        "sim_binary": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/ultraembedded_riscv_core/auto_sim.out",
        "run_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/ultraembedded_riscv_core/run.log"
      }
    },
    {
      "name": "zipcpu",
      "repo": "https://github.com/ZipCPU/zipcpu.git",
      "stars": 1535,
      "status": "pass",
      "clone_status": "cloned",
      "rtl_dir": "/private/tmp/chipverify_github_cpu_example/clones/zipcpu/rtl",
      "top": "zipcore",
      "return_code": 0,
      "artifacts": {
        "tb": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/zipcpu/tb_zipcore_auto.v",
        "vcd": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/zipcpu/zipcore_auto.vcd",
        "sim_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/zipcpu/sim_output.log",
        "sim_binary": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/zipcpu/auto_sim.out",
        "run_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/zipcpu/run.log"
      }
    },
    {
      "name": "e203_cpu_top_fullrtl",
      "repo": "https://github.com/riscv-mcu/e203_hbirdv2.git",
      "stars": 1811,
      "status": "pass",
      "clone_status": "cloned",
      "rtl_dir": "/private/tmp/chipverify_github_cpu_example/clones/e203_cpu_top_fullrtl/rtl",
      "top": "e203_cpu_top",
      "return_code": 0,
      "artifacts": {
        "tb": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/e203_cpu_top_fullrtl/tb_e203_cpu_top_auto.v",
        "vcd": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/e203_cpu_top_fullrtl/e203_cpu_top_auto.vcd",
        "sim_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/e203_cpu_top_fullrtl/sim_output.log",
        "sim_binary": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/e203_cpu_top_fullrtl/auto_sim.out",
        "run_log": "/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/examples/github_cpu_validation/results/e203_cpu_top_fullrtl/run.log"
      }
    }
  ],
  "pass_count": 3,
  "fail_count": 0,
  "total": 3
}