VCD info: dumpfile simple_cpu_auto.vcd opened for output.
/Users/ningyedong/Coding/Verilog-Learn/slwchipverify/auto_out_simple_cpu/tb_simple_cpu_auto.v:27: $finish called at 216000 (1ps)